Cryogenic Subthreshold Swing Saturation in FD-SOI MOSFETs described with
  Band Broadening by Bohuslavskyi, H. et al.
©2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting /
republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted
component of this work in other works. DOI: 10.1109/LED.2019.2903111
Cryogenic Subthreshold Swing Saturation in
FD-SOI MOSFETs described with Band Broadening
H. Bohuslavskyi, A. G. M. Jansen, S. Barraud, V. Barral, M. Casse´, L. Le Guevel, X. Jehl, L. Hutin, B. Bertrand,
G. Billiot, G. Pillonnet, F. Arnaud, P. Galy, S. De Franceschi, M. Vinet, and M. Sanquer
Abstract—In the standard MOSFET description of the drain
current ID as a function of applied gate voltage VGS , the
subthreshold swing SS(T ) ≡ dVGS/d log ID has a funda-
mental lower limit as a function of temperature T given by
SS(T ) = ln 10 kBT/e. However, recent low-temperature
studies of different advanced CMOS technologies have reported
SS(4 K or lower) values that are at least an order of magnitude
larger. Here, we present and analyze the saturation of SS(T )
in 28 nm fully-depleted silicon-on-insulator (FD-SOI) devices for
both n- and p-type MOSFETs of different gate oxide thicknesses
and gate lengths down to 4 K. Until now, the increase of
interface-trap density close to the band edge as temperature
decreases has been put forward to understand the saturation.
Here, an original explanation of the phenomenon is presented
by considering a disorder-induced tail in the density of states
at the conduction (valence) band edge for the calculation of the
MOS channel transport by applying Fermi-Dirac statistics. This
results in a subthreshold ID ∼ eeVGS/kBT0 for T0 = 35 K with
saturation value SS(T < T0) = ln 10 kBT0/e. The proposed
model adequately describes the experimental data of SS(T )
from 300 down to 4 K using kBT0 ' 3 meV for the width
of the exponential tail and can also accurately describe SS(ID)
within the whole subthreshold region. Our analysis allows a direct
determination of the technology-dependent band-tail extension
forming a crucial element in future compact modeling and design
of cryogenic circuits.
Index Terms—Cryogenic electronics, MOSFET, Subthreshold
Swing, 28nm FD-SOI, Band tail, Quantum computing.
I. INTRODUCTION
The development of electronic circuits at cryogenic tem-
peratures (4 K or even lower) has great importance for
a large spectrum of applications such as high-performance
classical computing, cryogenic sensors and detectors, space
electronics, low power neuromorphic circuits, and quantum
computing [1]–[4]. The nowadays progress in the realization
of quantum bit (qubit) systems at low temperatures has proven
the necessity of having nearby cryogenic electronics to enable
fast and efficiently-controlled manipulation and read-out of a
large number of qubits [1], [5], [6]. In this respect, the recent
demonstrations of silicon qubits could be combined with state-
of-the-art CMOS electronics [7]–[9].
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The 28nm fully-depleted silicon-on-insulator (FD-SOI)
MOSFETs with undoped channel have numerous advantages
for low-temperature applications compared to Si bulk transis-
tors, such as the reduced impact of dopant freeze-out, reduced
variability, tuning of threshold voltage thanks to back-biasing,
higher mobility, and quasi-ideal electrostatic control [10], [11].
The present study focuses on the exponential gate-voltage
(VGS) dependence of the subthreshold drain current ID of
a MOSFET as a function of the temperature T captured
by the subthreshold swing SS(T ) ≡ dVGS/d log ID =
m ln 10 kBT/e [12] (SS(300 K) = 60 mV/dec for m = 1),
where kB is the Boltzmann constant and e the absolute
elementary charge. The factor m = (Cox + Cit)/Cox ≥ 1
takes into account the capacitance of the interface traps Cit
with respect to the geometric gate capacitance Cox (in our
case of FD-SOI, the depletion capacitance can be neglected).
The very small value of SS in the (sub)K-range results in an
ideal ID(VGS) switch leading to a high on/off current ratio
and low power dissipation in the stand-by regime.
Cryogenic investigations of SS(T ) in advanced CMOS
devices reveal at least one order of magnitude larger values at 4
K compared with the expected value SS(4K) = 0.79 mV/dec
for m = 1. For bulk MOSFETs, typical values for SS(4 K)
range from 30 to 10 mV/dec [3], [4], [13], [14]. Even
though an effective operation of different SOI technologies at
cryogenic temperature has been demonstrated, the reported SS
values turned out to be as high as 7 mV/dec at 4K [15]–[18],
even at sub-1K temperatures [19].
Common explanations correlate the SS(T ) dependence in
bulk Si transistors to an important increase of the density of
interface traps Dit close to the band edges [20]. Similarly, for
planar SOI devices, the increase of Dit has been demonstrated
to extend more than 100 meV inside the band gap using
the spectroscopic charge-pumping technique [21]. However,
especially at the lowest temperatures, analyzing the saturation
with a strongly temperature dependent increase of m via
Cit = e
2Dit leads to an estimate of unrealistic Dit values
that are even larger than the silicon density of states of
free carriers [19]. More recently, a constant contribution to
SS(T ) has been derived at 4 K by modeling the thermal
occupation of the interface-trap distribution [17], [22]–[24]
which needs temperature-specific modeling for an application
to all temperatures.
In order to explain the cryogenic saturation of SS, we
propose a new approach introducing a disorder-induced expo-
nential tail in the density of states (DOS) for the calculation
of the subthreshold charge-carrier transport. The model is
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validated on the experimental data of long- and short-channel
MOSFETs with different oxide thicknesses in terms of both
SS(T ) and SS(ID) dependences from 300 K down to 4.3 K.
II. EXPERIMENT
Thin (GO1) and thick (GO2) gate oxide low-threshold-
voltage (LVT) FD-SOI transistors were fabricated with a gate-
first high-κ metal gate by STMicroelectronics on 300 mm
(100) SOI wafers with a buried oxide thickness of 25nm [11],
[25]. The equivalent oxide thickness (EOT) is 1.55 nm for
GO1 and 3.7 nm for GO2. The 7 nm-thick channel is undoped.
Both n-type and p-type long-channel GO2 (gate length
L = 0.15, 2 µm and width W = 2 µm) and n-type short-
channel GO1 (L = 28, 34 nm and W = 80, 210 nm)
transistors were investigated. P-type short-channel devices
couldn’t be analyzed for the SS(T )-dependence because of
oscillatory variations in SS(ID) below threshold at cryogenic
temperatures. This results from the enhanced boron diffusion
from the source/drain regions affecting subthreshold current at
low VDS (see [18], [26]).
The transistors cleaved from a wafer were mounted to the
sample holder of a cryogenic probe station equipped with 4
adjustable contact needles connected to Source/Measurement
Units. Then, they were cooled down under continuous He flow
with temperature regulation between 4 and 300 K. The data
acquisition was done using a parameter analyzer (HP 4155A).
Fig. 1a shows ID(VGS) at temperatures between 300 and
4.3 K for the n-type long- and short-channel devices at
|VDS | = 50 mV and back-gate voltage VBACK = 0 V. Both
cases reveal a classical, oscillation-free ID(VGS) down to the
lowest temperatures. The saturation of SS(T ) below about
40 K can be clearly seen from the SS(ID) data as illustrated
in Fig. 1b. The same trend holds for p-type long-channel and
n-type short-channel devices.
In Fig. 1c, SS(T ) from 300 K down to roughly 40 K follows
the expected dependence m1,2 ln 10 kBT/e with m1 = 1.14
for the long devices and m2 = 1.23 for the short device. The
slightly higher SS (described by m1 = 1.14) for the long
devices is explained by the presence of interface traps (Cit),
and the larger m2 = 1.23 follows from additional electrostatic
short-channel effects [27]. SS(4.3 K) saturates at 7.3 mV/dec
for n-type long-channel, 7.4 mV/dec for p-type long-channel,
and 7.7 mV/dec for n-type short-channel.
III. MODEL DESCRIPTION AND DISCUSSION
The diffusive subthreshold transport is proportional to the
density n of the mobile charge carriers in the channel assuming
a constant diffusion constant (mobility) [12]. Using the Fermi-
Dirac statistics for the occupation of electron states [27], [28],
here for the n-type case, n can be expressed as a function of
the semiconductor potential Ψs via
n(Ψs) =
∫ ∞
−∞
f(E)N2Dc (E)dE, (1)
with the Fermi function f(E) = 1/(e(E−EF )/kBT + 1) and
a step function for the two-dimensional DOS N2Dc (E) from
zero to N2Dc = gvm
∗/pi~2 at the band edge Ec = E0c − eΨs.
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Fig. 1. a) ID(VGS) characteristics at different temperatures recorded
at VDS = 50 mV. Left and right panel show the case of n-type long-
and short-channel MOSFETs. b) SS(ID) for the n-type long-channel. c)
SS(T ) obtained by extrapolating SS at ID = 10−11 A for n- and p-type
long-channel (SSN,P−LONG) and n-type short-channel (SSN−SHORT )
transistors. Dashed lines stand for the expected linear temperature dependence
m1,2 ln 10 kBT/e with m1 = 1.14 and m2 = 1.23.
For the flat band condition with Ψs = 0, the Fermi energy
EF is taken at mid-gap with E0c = 0.55 eV (considering
a temperature-independent energy gap 1.1 eV for Si). Other
parameters are the valley degeneracy gv = 2 and the effective
mass m∗ = 0.19 m0 (free-electron mass m0). Finally, the
equilibrium electron density n(Ψs) can be transposed to
n(VGS) using VGS = Ψs + n(Ψs)e/Cox [27], for the sum of
the semiconductor potential Ψs and the voltage drop ne/Cox
over the geometric gate capacitance Cox = k0/tEOT [F/m2]
supposing m = 1. 0 is the free-space permittivity, k = 3.9
the relative dielectric constant of SiO2, and tEOT = 3.7 nm
the equivalent oxide thickness in case of GO2.
The calculated n(VGS) data for a sharp band edge reveal the
standard exponential dependence ID ∼ eeVGS/kBT , confirm-
ing the linear temperature dependence SS(T ) = ln 10 kBT/e.
However, only using the Fermi-Dirac statistics is not enough
to explain the experimentally observed saturation at low tem-
peratures as shown in Fig. 1c.
To describe the saturation of SS at low temperatures, a
broadened band edge [29], [30] was added to the DOS in the
form N2Dc e
(E−Ec)/kBT0 for E < Ec (inset in Fig. 2c). The
parameter kBT0 quantifies the extent of the exponential tail
resulting from, e.g., crystalline disorder, residual impurities,
and strain, surface roughness, etc. Assuming a proportionality
between ID(VGS) and n(VGS), the calculated ID(VGS) is
shown in Fig. 2a for different temperatures with T0 = 35 K
(resulting in kBT0 = 3 meV). A saturation value SS(T ≤
T0) = ln 10 kBT0/e = 6.9 mV/dec is obtained for m = 1
(see Fig. 2b). The 3 meV tail was determined empirically to
describe the experimental SS(4.3 K) of 7-8 mV/dec.
To compare with the model, the saturation values SS(T )
in the weak inversion measured at ID = 10 pA are plotted in
Fig. 2c after normalization with the corresponding m1,2 (for
the values, see Fig. 1c). It should be noted that the chosen
2
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Fig. 2. a) Calculated ID(VGS) for the model parameters given in the
main text, assuming an exponential tail below the conduction band edge with
kBT0 = 3 meV. b) Calculated SS(ID). c) Calculated SS(T ) compared
to experimental data normalized by m1,2 (symbols) and to ln 10 kBT/e.
The inset shows a schematic representation of the exponential tails of the
Fermi distribution function f(E) for E > EF and of the DOS N2Dc (E)
for E < Ec. The product of f(E) and N2Dc (E) for T < T0 gives the
distribution of occupied states with a maximum around EF .
kBT0 gives a good description of the experimental data for
all studied MOSFETs. The obtained exponential extent for
the band tail is comparable to that of 2-10 meV probed with
Electron Spin Resonance on Si MOSFETs in [31].
FD-SOI cryogenic back-biasing was already demonstrated
to be efficient down to 4 K [32]. By using forward back-
biasing (FBB), the conductive channel can be displaced to-
wards the Si-BOX interface. Therefore, if the increase of
Dit was responsible for SS(T ) saturation, one would expect
a significant difference in SS(ID) profiles. However, the
experimental data in Fig. 3a and 3b for an n-type device at
4.3 K reveal that SS(ID) curves hardly change for VBACK
up to 3 V, implying that the edge-broadened DOS cannot be
explained with just Dit at the Si-SiO2 interface.
At the lowest temperatures, the measured SS(ID) charac-
teristics reveal an increased gate-voltage dependence (Fig. 1b)
as compared to the constant SS(ID) from our calculations
(Fig. 2b). This variation of SS(ID) can also be modeled
by including an energy dependence m(E) in the relation
VGS(Ψs) = m(Ψs)Ψs + n(Ψs)e/Cox, similarly to the de-
scription of the interface traps below the band edge with the
additional capacitance Cit in the introduction. In Fig. 3c the
calculated SS(ID) is shown for an exponential dependence
m(E) ∼ e(E−Ec)/Em . A good agreement with the experimen-
tal data is found for a variation of m(E) from 1.14 to 1.34 with
an empirically-determined energy range Em = 10 meV below
Ec. Regarding the physical reasoning behind the improved
model which includes m(E), we note that not all the states
in the band tail contribute to the transport [33]. Therefore, the
VGS-induced occupation of states in the band tail influences
both the subthreshold current due to mobile states and the ef-
ficiency of gate control via m(Ψ) because of trapped states. In
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Fig. 3. a) ID(VGS) and IG(VGS) for different VBACK and b) extracted
SS(ID) for the same device at T = 4.3 K. Almost the same SS(ID)
profile is observed when the conductive channel is pulled towards the Si-BOX
interface under FBB. c) SS(ID) profile with SS ranging from 7.4 mV/dec
(ID = 1 pA) to 23 mV/dec at VTH (ID = 0.1 µA) for a long-
channel n-type device illustrating the increased SS(VGS) dependence at
T = 4.3 K. Accounting for the exponential energy-dependent m(E) and
kBT0 = 3 meV (as shown in the inset), the refined model accurately
reproduces the experimental SS(ID) within the whole subthreshold region
in addition to the SS(T ) dependence from 300 down to 4.3 K (see Fig. 2c).
our modeling, each of these contributions has its characteristic
extent in energy below Ec.
IV. CONCLUSION
To explain the generally observed saturation of SS at low
temperature in FD-SOI MOSFETs, an exponential tail at
the band edge is introduced yielding ID(VGS) of the form
eeVGS/kBT0 that replaces the usual temperature dependence
eeVGS/kBT for T < T0. The determined T0 = 35 K holds for
all measured FD-SOI devices with long- and short-channel
lengths for different oxide thickness and accurately describe
the SS(T ) from 300 K down to 4.3 K. In addition, we
address the problem of the increased cryogenic SS(VGS)
dependence at low temperatures and successfully model a non-
constant SS(ID) profile below VTH by introducing an energy-
dependent m(E) in the gate-control efficiency. Finally, our
results indicate that the implementation of band-tail broaden-
ing could form an important technological parameter for the
correct modeling of MOSFETs at low temperatures.
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